## 1. Amendments to the Claims:

A listing of the entire set of pending claims (including amendments to the claims, if any) is submitted herewith per 37 CFR 1.121. This listing of claims will replace all prior versions, and listings, of claims in the application.

## **Listing of Claims**:

- 1. (Currently Amended) An improved differential inverter (100) comprising a differential inverter (30) having
- a differential input for receiving a first [[pair]] vector of signals comprising a first input signal (DIN1) and a second input signal (DIN2)
- a differential control input for receiving a second [[pair]]vector of input signals comprising a first a first control signal (DC1) and a second control signal (DC2),
- a differential output for transmitting a third vector of differential signals comprising a first output signal (OUT1) and a second output signal (OUT2)
- said improved differential inverter (100) being characterized in that it further comprises a controlled bias generator (10) generating the second vector of input signals in response to a bias control signal (Cin) which is generated at an output of a voltage divider coupled to the differential output of the differential inverter (30) said bias control signal being indicative [[for]] of a DC voltage of the of the differential output.
- 2. (Original) An improved differential inverter (100) as claimed in Claim 1 wherein the bias control signal (Cin) is generated in a coupling point (P) of a first resistor means (Ros1) to a second resistor means (Ros2) substantially equal to the first resistor means (Ros1), an end of the first resistor means (Ros1) and an end of the second resistor means being coupled to the differential output.
- 3. (Original) An improved differential inverter (100) as claimed in Claim 1 wherein the differential inverter (30) comprises a first transistor pair and a second transistor

pair each of the transistor pairs comprising a n-type MOS transistor (T2) coupled to a p-type MOS transistor (T1) via a drain to drain connection, the n-type transistor (T2) having a first control terminal (G2) for receiving the second control signal (DC2) via a third resistor means (R3), the p-type transistor (T1) having a second control terminal (G1) for receiving the first control signal (DC1) via a fourth resistor means (R4).

- 4. (Previously Presented) An improved differential inverter (100) as claimed in Claim 1 wherein the control bias generator (10) comprises a first CMOS inverter (11) coupled to a second CMOS inverter (12) and to a third CMOS inverter (13), the first CMOS inverter (11) receiving the bias control signal (Cin) and generating a variable control signal (VR) that is inputted to the second CMOS inverter (12) and to the third CMOS inverter (13), the second CMOS inverter (12) and the third CMOS inverter generating the second vector of input signals (DC1, DC2) in response to the variable control signal (VR).
- 5. (Original) An improved differential inverter (100) as claimed in Claim 4 wherein any of the CMOS inverters included in the controlled bias generator (10) comprises a pair of a p-type MOS transistor (T1) and a n-type MOS transistor (T2) said transistors being mutually coupled and having different geometrical properties A1' and A2', respectively.
- 6. (Previously Presented) A differential oscillator (400) comprising an improved differential inverter (100) as claimed in claim 1, said differential oscillator having a LC tank circuit (401) coupled between the terminals of the differential output of the improved differential inverter (100), the terminals of the differential output being cross-coupled to the differential input.
- 7. (New) A differential inverter comprising:

a differential input operative to receive a first vector of signals comprising a first input signal and a second input signal;

a differential control input operative to receive a second vector of input signals comprising a first a first control signal and a second control signal;

a differential output adapted to transmit a third vector of differential signals comprising a first output signal and a second output signal; and

a controlled bias generator operative to generate the second vector of input signals in response to a bias control signal, which is generated at an output of a voltage divider coupled to the differential output of the differential inverter, wherein the bias control signal is indicative of a DC voltage of the of the differential output.

- 8. (New) A differential inverter as claimed in claim 7, wherein the bias control signal is generated in a coupling point of a first resistor to a second resistor substantially equal to the first resistor, wherein an end of the first resistor and an end of the second resistor are coupled to the differential output.
- 9. (New) A differential inverter as claimed in claim 7, wherein the differential inverter comprises a first transistor pair and a second transistor pair each of the transistor pairs comprising a n-type MOS transistor coupled to a p-type MOS transistor via a drain to drain connection, the n-type transistor having a first control terminal for receiving the second control signal via a third resistor, the p-type transistor having a second control terminal operative to receive the first control signal via a fourth resistor.
- 10. (New) A differential inverter as claimed in claim 7, wherein the control bias generator comprises a first CMOS inverter coupled to a second CMOS inverter and to a third CMOS inverter, wherein the first CMOS inverter (11) receives the bias control signal and generating a variable control signal that is input to the second CMOS inverter and to the third CMOS inverter, the second CMOS inverter and the third CMOS inverter generating the second vector of input signals in response to the variable control signal.

- 11. (New) A differential inverter as claimed in claim 10, wherein any of the CMOS inverters included in the controlled bias generator comprises a pair of a p-type MOS transistor and a n-type MOS transistor, the transistors being mutually coupled and having different geometrical properties A1' and A2', respectively.
- 12. (New) A differential oscillator comprising a differential inverter as claimed in claim 7, the differential oscillator having a LC tank circuit coupled between the terminals of the differential output of the differential inverter, the terminals of the differential output being cross-coupled to the differential input.